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ABSTRACT 
Bethlehem, Pennsylvania 
1990 
This thesis introduces a new low pass filtering technique for use with a S
igma-Delta type Digital to 
Analog Converter (DAC) for digital audio applications. This technique combines a Finit
e Impulse Re-
sponse (FIR) lowpass filter with a one-bit Switched-Capacitor DAC. Introducing filtering
 earlier in the 
conversion process eases the requirements for the analog post-filtering
 since the FIR filter has already 
provided a sharp cutoff for the passband and .a linear phase response. Pr
esented in this thesis is a short 
synopsis of digital audio, FIR filtering and present audio digital to analo
g conversion techniques. Fol-
lowed by the development of the proposed FIR DAC architecture. Final
ly recomendations for further 
work is presented . 
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1.0 Introduction and Background Theor·y 
For Digital Audio products, cost and performance are two major factors affecting success and pop-
ularity. Improving a product's performance typically increases its complexity and co
st, which can re-
duce its potential market. Sigma-Delta based Digital-to-Analog Converters (DAC) are unique in that 
they exhibit improved performance with reduced analog circuitry complexity. They 
achieve this perf or-
mance by using an internal architecture that operates many times faster than the orig
inal sampling rate. 
Increasing the internal operating speed has its drawbacks though, one of which is the 
generation of large 
- . 
·---· 
amounts of out-of-band noise. A disadvantage of present Sigma-Delta DAC's is that 
an analog low pass 
filter with a sharp and well controlled cutoff is needed at the passband edge to remov
e this out-of-band 
noi~e energy. If the high frequency quantization noise en~y could be further reduce
d before the signal 
is converted into the analog domain, the analog post filtering requirements would be
 much easier to 
meet, thus making Sigma-Delta DACs even more economical to manufacture. 
For this thesis, since Sigma-Delta based DACs have many desirable properties, a me
thod for reduc-
' 
ing the undesirable out-of-band energy is presented. In this method, the usual one-bi
t switched-capaci-
tor DAC is also used as a FIR lowpass filter. By introducing filtering in the DAC stage,
 the analog post-
filtering requirements can be relaxed. 
The following sections present a discussion of Digital Audio, Sigma-Delta modulatio
n and Finite 
Impulse Response (FIR) filters. 
1.1 What is Dig ital Audio 
Digital audio is a means of representing audio frequency signals (0 - 20kHz) by a sequence of digi-
tal words typically 16-bits long [1]. The digital words are obtained by sampling and quantizing the o
rig-
inal analog signal at a uniform rate slightly above the Nyquist frequency, typically 44
.1 kilo-Samples 
per second (kS/s). Representing audio in this form has many advantages such as: 
• No signal degradation or added noise as the a
udio is repeatedly copied, played or pro-
cessed. 
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• The Signal to Noise or Distortion ratio of the recording media is fixed by the 16-bit quan-
tization. 
• The digital data is encoded in a manner such that damage to the recording media and re-
sulting loss of short segments of data does not produce objectionable outputs. 
For a digital audio quality signal, it is desirable that over the entire baseband the amplitude re-
sponse remain constant and phase response be linear. Outside the baseband, it would be desira
ble for no 
energy to be present. Conventionally when a digital audio recording is played, the digital words 
are ap-
plied to a Nyquist rate DAC, which converts the digital data into a staircase shaped analog ap
proxima-
tion as shown in FIGURE 1. In using the tenn Nyquist rate DAC, it is implied that data is ap
plied to a 
16-bit converter operating at the original sampling rate. 
The sharp discontinuities of the analog staircase approximation shown in FIGURE 1 cause a
 large 
amount of energy to be present at frequencies above one-half the Nyquist rate. This signal not 
only con-
tains the original baseband energy, but also contains energy located about the sampling rate fr
equency 
and its multiples (images) as shown in FIGURE 2. Also shown in FIGURE 2 is the desired frequency 
response for a reconstruction or lowpass filter which attenuates these image frequencies. Aft
er passing 
through the reconstruction filter, the signal spectrum appears as shown in FIGURE 3. 
FIGURE 1 Analog Time Domain Staircase Approximation of a Sinus
oidal Signal. 
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~ If the energy at frequencies above the baseband is not attenuated, the analog output buffers and 
amplifiers are required to slew faster than necessary, which can cau&e distortion of the baseban
d signal. 
Sigma-Delta DlgHal-to-Analog,.Converter Fr~quency Smoothing Using a FIitering 
SWltched•C&pacHor-3-level Converter 3 of 51 
Introduction and Background Theory 
It is also possible that intermodulation of the image frequencies could result in added baseb
and noise or 
spurious signals within the baseband Note that the reconstruction filter must attenuate the f
irst intage by 
60dB or more and is only given 4.1 kHz over which to transition from zero attenuation to g
reater than 
60dB of attenuation. This requires a filter with many poles. To achieve acceptable performa
nce would 
require using tight tolerance components, possible hand tuning and a phase equalizer. Con
sidering the 
required cutoff and transition requirements needed fqr the reconstruction filter, obtaining a
 constant 
passband amplitude and linear phase response will be difficult 
FIGURE 2 
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FIGURE 3 
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The 16-bit DAC is a large part of the manufacturing cost for a classical Nyquist rate digital audio 
system. Multi-bit DACs depend upon device matching or calibration for low harmonic distortion (lin-
earity), both of which are costly to implement. 
1.2 One-bit Digital to Analog Converters 
Since multi-bit DACs are not inherently linear, how can a DAC with inherent linearity be realized. 
For inherent linearity only two output levels can be defined by the DAC. To see how perfect linearity re-
sults it is necessary to plot the output transfer function (analog output level vs-: code input) for the one-
bit DAC. Perfect linearity results by having a straight line connect all the points of the transfer curve, 
which is not difficult since there are only two points. This is not the case for a multi-bit converter, since 
to have all the points of the transfer curve fall upon one straight line is difficult. For a one-bit converter, 
only the + and - full scale reference levels need to be defined. Since there are only two possible output 
levels, intermediate output levels (at a reduced conversion rate) can be generated by switching the out-
put between these reference these levels in an appropriate sequence. The switching needs to be done at a 
high rate such that the average value produced over a longer time will be the desired inte1111ediate output 
level. For each inter111ediate output level desired, a different sequence of switching between the refer-
ence levels is needed. 
1.3 What is and Why Use Sigma-Delta Modulation 
For a one-bit converter to be useful in a digital audio system requires that the incoming Nyquist 
rate multi-bit data be reduced to one-bit precision yet still produce an output signal quality equivalent to 
the original 16-bit data. Therefore the one-bit input rate to the DAC must be many times the original 
quantization rate to allow for averaging to produce the intermediate levels. An oversampled Sigma-Del-
ta DAC is a circuit architecture which accomplishes the translation of the original 16-bit signal into one 
which can drive the one-bit DAC and produce an output signal equivalent to the original input [2-5]. 
' 
FIGURE 4 presents this architecture in a generalized fashion showing that it is also useful for data 
length reductions to other levels besides one-bit. 
c' Sigma-Delta Dlgltal-to-Analog Converter Frequency Smoothing Using a FIitering 
SWltched-Capacnor-3-lavel Converter 5 of 51 
r 
., ·, L ( , ;. , 
,'.(. ... · 
FIGURE 4 
Increase 
sampling rat 
Interpolation 
Introduction and Background Theory 
Theoretical Block Diagram of a Oversampled Sigma-Delta DAC 
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In simple terms a Sigma-Delta modulator converts a M-bit wide data stream into a N-bit wide data 
stream where N < M but at the same word rate. Since the Sigma-Delta modulator does not change the 
word rate, the input first passes through an interpolation stage, which increases the word rate by gener-
ating additional samples between known sample points. An interesting point is that the word length can 
be reduced to any desired value between (M -1 )-bits and 1-bit. Although the word length is reduced, the ~ . 
DAC must still have a linearity equal to the original M-bit level unless other special system architec-
tures are used. For example, if the word length is reduced from 16-bits to 4-bits, the 4-bit DAC must 
' 
have its intermediate output levels accurate to a 16-bit level. For this reason it is advantageous to reduce 
the word length to 1-bit since a 1-bit DAC .is inherently linear. A typical Sigma-Delta based DAC used 
for Digital-Audio applications would accept 16-bit data@ 44.lkHz rate, interpolate by a factor of 256, 
increasing the data rate to 16-bits @ 11.28MHz and then reduce the word length to 1-bit @ 11.28MHz 
with a Sigma-Delta modulator whose output in tum controls a one-bit DAC and following filter. 
1.3.1 Sigma-Delta Modulation In the Frequency Domain 
To investigate what Sigma-Delta modulation does to the frequency spectrum of applied signals, a 
computer simulation of a first-order modulator will serve as an example. An architecture which can be 
used for this modulator is shown in FIGURE 5. This circuit converts multi-bit input data into one-bit 
Sigma-Dena Dlgltal-to-Analog Conve~r Frequency Smoothing Using a FIitering 
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data at the output The input data to the modulator X(k) is first differenced with the previous one-bit 
quantized output Y(k) to form an error signal E(k) represented by: 
(EQ 1) 
This error signal is then integrated by the digital integrator and quantized into one of two possible out-
puts. The quantizer output is also used as digital output of the modulator. Since the modulator operates 
with binary numbers, the quantizer could be a trun~ator such that the MSB determines its output. The 
modulator tries to keep the average value of the error near the quantizer switch point 
FIGURE 5 
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Next by applying a signal to the modulator shown in FIGURE 5 and observing its output in the time 
and frequency domains, the quantization noise shaping and large amount of high frequency energy be-
come observable. The input signal to the modulator is a -0.9dB 15kHz sine wave quantized at 
11.28MHZ and the modualtor is being clocked at ll.28MHZ (256 x 44.lkHz). 
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Time Domain Output of a First-Order Sigma-Delta Modulator 
Notice how +1 's density increases 
when the signal nears its maximum 
_ / Input signal= 15kHz 
~ f8 = 11.28MHz 
Each + marks the modulator 
output for one time period 
Note: There are approximately 750 one-bit outputs per 15kHz cycle 
Time 
FIGURE 6 shows the quantized analog input and the one-bit output both plotted on the same s
cale. 
-
It is important to notice that the output is constantly changing between the two levels. Also n
otice that 
as the input level nears either end of the conversion range, the frequency of occurrence of the
 opposite 
""'\' ~ 
. output level diminishes. If the one-bit output of the modulator were applied to a lowpass fil
ter with a 
cutoff at 20kHz, the original input signal would be observed. 
FIGURE 7 shows with an expanded time scale the input and output of the modualtor for three
 lev-
els of signal input The top plot shown the output when the input signal in near its maximum. N
ote the 
increased number of upper reference level outputs and correspondingly reduced number of lo
wer refer-
ence level outputs. The middle plot shows a mid-level input and near equal number of both outpu
t lev-
els. The lower plot shows the output when the input is near its minimum. Note the increased nu
mber of 
lower r~ference level outputs and correspondingly reduced number of upper reference level o
utputs. 
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FIGURE 7 Sigma-Delta Modulator One-bit Output f
or Various Signal Ampl~udes 
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In observing FIGURE 7, it is important to notice how often the one-bit 
output is changing between 
the two reference levels, when the input signal is near the mid-amplitude r
egion. A good the rule of 
thumb for audio applications is to have the average RMS signal level a
pproximately 20dB below the 
system clipping level. Following this rule, the normal RMS output leve
l would normally be in this re-
gion of frequent output level switching. With this in mind, it is easy to see why
 there is a huge amount 
of high frequency energy generated by Sigma-Delta modulation. The les
s of this energy the output am-
plifiers must handle, the easier it,will be to meet the desired performanc
e . 
.) 
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Entire Frequency Spectrum of a First-Order Sigma-Delta Modulator 
2MHz 4MHz 
f5 =l 1.28MHz 
Signal =15kHz 
6MHz 
,·J 
FIGURE 8 shows the entire frequency spectrum for the one-bit output of the first order modulator. 
Normally when a signal is quantized, the added quantization noise is considered to be white, with con-
stant energy in each frequency interval, even the baseband. This would make a one-bit quantizer useless 
for 16-bit audio applications. Since the feedback around the Sigma-Delta modulator loop suppresses the 
quantization noise energy in the baseband, it becomes a one-bit quantizer that is capable of representing 
baseband signals with greater than one-bit precision. It is interesting to note how fast the noise power 
increases with increasing frequency. Since the baseband noise shape is controlled by the modulator ar-
chitecture, much research has been done trying to determine the optimum modulator architecture [6], 
[7], [8]. 
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Baseband Frequency Spectrum of a First and Second Order Sigma-Delta 
Modulator 
,, 
First-order modulator 
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I 
FIGURE 9 shows the modulator output ~pectrum for the low frequency region near the
 baseband. 
V 
Note that the quantization noise level is suppressed by about lOOdB in the 0-20kHz reg
ion. For compar-
1l 
ison purposes, also shown in FIGURE 9 is the baseband spectrum for a second-order S
igma-Delta 
modulator, note that its baseband quantization noise is suppressed even more than the f
irst-order modu-
lator. Also note that the input signal to the modulator is observable and that the modulato
r has not intro-
duced and significant harmonic distortion although harmonics do appear to be present
 Shown in 
<1" 
FIGURE 10 is the architecture for the Second-Order Modualtor. Other architectures ca
n suppress the 
quantization noise even more and/or delay the frequency at which this noise power star
ts rising rapidly. 
Sigma-Delta Dlgltal-to-Analog Converter Frequency Smoothing Using a FIitering 
SWltched-Capacltor-3-level Converter, 11 of 51 
... - ~' ~
- ~ ... 
., 
Introduction and Background Theory 
FIGURE 10 Block Diagram of a Second-Order Sigma-Delta Modulator 
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Another property of Sigma-Delta modulators is that the quantization noise frequency spectra can be 
scaled. In other words, the shape of the quantization noise spectrum shown in FIGURE 8 (ignoring the 
signal component) would stay the same, but the frequency axis would be scaled, as the modulator oper-
ating speed is changed. For example if the modulator operating speed were halved, the frequency at 
each tic mark in FIGURE 8 also would need to be halved for the correct spectrum to be shown. Thus 
' 
lowering conversion speed will have a detrimental effect on the baseband noise level since a greater per
-
__ .. ~ 
centage''of the entire spectrum is then used for the baseband signal. This is also know as the over-sam-
pling ratio, which can be defined as the ratio between the modulator operating frequency and the 
maximum input signal frequency. Typically for each doubling of the over-sampling ratio, the signal to 
quantization ratio in the baseband can be improved by 6dB. 
1.3.2 Soma Sigma-Delta Modulator Concerns 
Pattern noise, or tones as they are sometimes known, can be generated by Sigma-Delta modulators 
[4], [5] when converting signals of certain specific fixed amplitudes. This type of noise is more preva-
lent in certain Sigma-Delta architectures, most notably first-order modulator loops with an input level 
near the center or either end of the input range. Because the modulator generates its output by switching
 
between two fixed reference levels (-1,+ 1 ), at particular input amplitudes, the modulator produces repet-
. itive patterns of 1-bit output data. For example with an input signal slightly above or below the center o
f 
: . 
the input range, the modulator will produce an output pattern with alternating outputs (i.e. 101010 ... ) 
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with an extra !1 breaking the pattern in a repetitive manner. Thus when averaged, the output produces 
the correct amplitude, but since the extra!l occurs repetitively, produces a repetitive outpu
t pattern. If 
the period of this pattern happens to fall within the baseband, then an audible tone will be produ
ced. The 
tendency of a modualtor to produce pattern noise depend upon its architecture. Another met
hod to re-
duce pattern noise is the introduction of a dither signal to the data being converted. 
A dither signal can be either a random or repetitive pattern of small amplitude with frequenc
y com-
ponents lying outside the baseband. By introducing dither, the input to the modulator consta
ntly varies, 
/ 
effectively preventing the formation of audible pattern noise. Since the dither signal contain
s only out-
of-band energy, it does not affect the audio output and can easily be removed by the analog 
lowpass 
.,1 
post-filtering. 
Stability of the modulator is a major concern when choosing a Sigma-Delta modulator architec-
ture. If the modulator becomes unstable, the output is not an accurate representation of the i
nput signal. 
Thus until the modulator recovers, the output will be distorted. Most notably stability is a pr
obiem with 
third-order or greater modulators [2,5,6] unless a suitable architecture is chosen. 
1.4 Some Conceptual Ideas About Filtering and Switched-Capacitor Circuits 
'' 
In order to develope the main topic of this thesis, it is first necessary to understand some initial c
on-
cepts about filtering and switched-capacitor circuits. These concepts will be discussed in the
 following 
sections. 
1.4.1 What Is FIHarlng 
Filtering [9] is the process of altering the frequency domain and time domain characteristics of a 
. 
. 
signal. In the case of Sigma-Delta modulation, a lowpass filter is needed to attenuatef the qu
antization 
:'[·'•, 
I 
noise energy above the baseband. Mathematically filtering can be represented as muld~lication
 in the 
l 'ii 
frequency domain: 
Y(s) = X(s) H(s) (EQ2) 
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where X(s) is the filter input spectrum, Y(s) is the filter output spectrum and H(s) is the fi
lter transfer 
function. Since Sigma-Delta modulators have a quantization noise energy spe
ctrum that increases rapid-
1 y with increasing frequency, the required post-filter must have an amplitude
 response with a sharp cut-
off. For a digital audio quality system, the post-filter should have a constant 
amplitude response and 
linear phase response. For example the amplitude response is typically specifie
d to be constant within 
0.02dB over the entire baseband. To achieve this level of performance from 
an analog filter is difficult, 
often requiring the use of precision matched components, wide bandwidth op
amps and hand tuning dur-
ing the initial manufacturing. Due to the difficulties in manufacturing analog
 filters, digital filters have 
become popular since the filters performance is determined by stored coefici
ents. These coefficients if 
stored digitally cannot change or if stored in an analog manner change very li
ttle. In either case a digital 
filter is not to sensitive to errors in these coefficients. 
1.4.2 FIR FIitering and Determining Frequency Response 
Digital FIR filters operate on the basic property that multiplication in the freq
uency domain is 
equivalent to convolution (multiplication and accumulation) in the time domain[lO]. For filteri
ng to be 
accomplished, the impulse response sequence ( of the desired frequency response) is convolved
 with an 
input data sequence. Given a desired frequency response 8<t( ~~, it can be translated into the sampled ' 
data domain where it becomes Hd (0) and is periodic with a period of21t. The frequency respo
nse can ~ 
be represented as a Discrete Time Fourier Transform (D'I'FI') 
J-. 
ao 
Hd(8) - 2', h"(k) e-jk8 (EQ3) 
k = --00 
' 
and further ttanslated .into an impulse response by: 
1C 
1 'k8 
h"(k) = 2nf H,(8)J d8 (EQ4) 
1t 
Notice that h(i(k) is derived from an integral, thus it is possible for the impulse response be of infin
ite 
length. Realizing one must have a finite length N for the impulse response, t
hen what are we compro-
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mising? Given that N is finite and knowing that in the discrete time dom
ain frequencies range between 
±1t, then one notices that only a finite number of points from ~ (8) may be defined and
 translated to an 
impulse response. This is limits the frequency resolution of the FIR fil
ter to 21t/N determining the mini-
mum frequency bandwidth over which discontinuities in the desired frequ
ency response can be accom-
modated Thus when designing a FIR filter, one of the main goals is to d
etermine the minimum impulse 
response length N which best approximates the frequency response des
ired. 
Having determined the impulse response coeficients, then the actual filt
ering is accomplished by 
convolution of hJk) and x(n) (the data input sequence) both of which are of length N. M
athematically 
convolution is defined as 
N-l 
y(n) = L hd(k)x(n-k) (EQ 5) 
l= 0 
where y(n) is the filtered output. A signal flow graph of the convolution process-which g
ives one a visu- · 
al representation the filter architecture, is shown in FIGURE 11 
FIGURE 11 Signal Flow Graph of the Convolution P
rocess. 
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For a digital audio DAC in which a Sigma-Delta· modulator converts the
 input to an one-bit wide 93ta 
stream, a delay chain of simple latches is sufficient to store data length n
eeded for the convolution. 
" 
Since the data input to the filter is one-bit wide, the multiplication proce
ss in FIGURE. 11 simplifies to 
addition where either a particular h(k) coefficient value or zero is accumulated in the con
volution. Al-
Sigma-Delta Dlgltal-to-Analog Converter Frequency Smoothing Using 
a FIitering 
SWltched-Capacltor-3-level Converter 15 of 51 
Introduction and Background Theory 
though during the accumulation process, the digital output word gains significance wi
th a corresponding 
increase in word length. Thus one would need a mul_ti-bit DAC to convert the output of
 the FIR filter 
back into the analog domain. 
1.4.3 What Is Linear Phase and How Is H Related to Symmetry and Area Savings 
I / 
Linear phase (10] in a filter means that a plot of filter phase shift versus frequency is a straight line, 
thus de+> is a constant In the time domain, the linear phase property translates into a 
equal delay of the 
dro 
various signal frequencies passing through the filter. If a filter does not have linear pha
se, then the phase 
delay versus frequency plot will not be a straight line and the filter is said to cause ph
ase distortion. 
When a signal simultaneously containing energy at many frequencies is applied to a 
non-linear phase 
filter, the time delay presented to the various frequency components varies and the ph
ase relationships 
between the various components is altered. For example a step response in the time do
main can become 
rounded as phase distortion occurs. In a digital audio system, phase distortion affects
 the reproduction 
of the sound stage (being able to imagine the locations of various sounds relative to one another by lis-
tening). 
When a filter is designed with a linear phase response, the impulse response sequenc
e takes on an 
interesting form, becoming symmetrical about its center. Thus for an impulse respons
e sequence of 
length N ( where N is odd) 
h(n) = h(N -1 - n) (E'Q 6) 
I 
causing only (N + 1 )/2 impulse response coefficients to be unique. A rearrangement of the signal flow 
graph presented in FIGURE 11, that takes advantage of symmetry is shown in FIGUR
E 12. This archi-
tecture requires less hardware to implement since the number of multiplications and 
amount of coeffi-
cient storage needed are both halved. This allows the desired system to operate faster
 and occupy less 
area than a system not taking advantage of symmetry. 
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FIGURE 12 Signal Flow Graph of the Linear Phase Convolution Process T
aking 
Advantage of Symmetry Using an Odd length (N) Impulse Response. 
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An important difference between these two signal flow graphs is, that in FIGURE 12 two elem
ents 
from the delay chain are first summed together before they are multiplied by the impulse resp
onse coef-
ficient If the input consists of ±ls, then after the combination of two data samples, the input t
o the mul-
tipliers becomes -2, 0 or 2. Although there are now three possible inputs to the multiplier, the 
multiplication is still able to be-simplified into addition. For this to occur, the accumulator nee
ds to in-
clude either the coefficient value, its inverse or zero in the summation. Thus the multiplication
 has been 
eliminated by making the_ accumulation process a little more complex. Each stage in the accum
ulator of 
FIGURE 12 needs to make a choice of one out of three possible values to include in the summ
ation. In 
. 
comparison, each stage in the accumulator of FIGURE 11 needs to make a choice of one out 
of two 
possible values. A further discussion on the linearity impact of the third level will be presente
d in sec-
tion 3.2.2 on page 42. 
· 1.4.4 Impulse Response Decimation and Comb FIiters 
Suppose a FIR filter with a length N was designed with a lowpass characteristic. Next suppose
 that 
the impulse response sequence is broken into groups of length M and that the one member of
 each 
,1 
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g~oup retains its original value and the remaining coeficients are set to zero. This is called imp
ulse re-
sponse decirnation[l 1]. This results in a filter of length N but only has N/M active coefficients in the 
convolution. Decimation also results in the original passband response being duplicated (M - 1) times 
evenly spaced throughout the range O to 21t. Because of these repeated passbands, a filter with 
this char-
acteristic is sometimes called a comb filter, since a plot of amplitude response versus frequenc
y resem-
bles the repetitive pattern of teeth on a comb. If these coefficients are stored as capacitor value
s and 
coefficient symmetry is used, then only N/2M capacitors are needed. This decimation process 
is graphi-
cally depicted in FIGURE 13 
FIGURE 13 Impulse Response Decimation of an Odd Length Sequence
 
Original Sequence (a,b,c,d,e,f ,g,h, i,j,k,l,m,n,o,p,q,r,s,t,u, v, w,x,y) 
Due to linear phase 
symmetry, these coef. 
are equal 
Decimating by 
a factor of 3 
New Sequence 
Sequence center 
~ (a,O,O,d,O,O,g,O,O,j,0,0,m,O,O,p,O,O,s,O,O,v,O,~,y) 
Note that the sequence length N must be such that--> mod (N / 2M) = 1 
.., 
To demonstrate the properties of comb filters, lets observe the impulse response sequence and 
fre-
quency response for a FIR filter and a decimated version of that same filter. To properly choose
 the filter 
length N, one first must know the desired decimation factor M, since for an odd length filter an
 integer 
number of M-lengtli groups plus the center sample must compose the impulse response. This s
uggests 
the fallowing relation: 
• 
(EQ7) 
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Thus if the desired decimation factor is 6, and the desired filter length is somewhere near 255, then N 
must be chosen to be 253. For the purposes of this section, an IEEE program [19] which generates FIR 
fi1ter coeficients was used to obtain the impulse response coefficients for a lowpass filter with N=253 
and 0c=0.025 (this is a normalized value ranging from Oto 1 corresponding to the discrete time frequen-
cy range O to 21t) using a Kaiser window. These coefficients were then decimated such that only 43 of 
the original 253 taps remain non-zero. FIGURE 14 shows plots of the impulse response coefficients for 
both filters. 
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FIGURE 14 Impulse Responses for the Original and Decimated FIR FIiters 
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By performing an FFf on these coefficients, the frequency response of the filter can be obtained as 
shown in FIGURE 15 Note that the number of repeated passbands is equal to the M-1. 
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Frequency Spectrums for the Original and Decimated Filters 
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1.4.5 What Is a Switched-Capacitor DAC 
A Switched-Capacitor DAC (SC-DAC), is a Digital to Analog converter whose output steps are de-
termined by the charge stored upon capacitors. If one uses a typical binary weighted
 DAC as an exam-
ple, then an array of capacitors are needed, one for each bit of the input, with the LS
B capacitor being 
the smallest value (Cr) and the remaining capacitors each increasing by 2N(Cr)· The conversion process 
thus converts the input code into a proportional charge stored in the capacitor array. 
These individual 
charges are then summed together and transferred into another capacitor to develop 
an output voltage 
proportional to the input code. Since in IC technologies, capacitors can be made that
 match one another 
to within 0.1 %, the untrimmed converter linearity is limited to about 10-bits. In othe
r words any mis-
matches between the capacitor ratios results in non-linearity and harmonic distortion.
 It is important to 
note that with a binary weighted converter, the spread in capacitance values needed f
or the weighted ar-
ray is equal to 2N-t. Thus a 10-bit converter would require a ratio of 512 between the 
largest and small-
est capacitors. If the smallest capacitor value is 0.5pF then the largest would be 256pF
 for a total of 
511 pF for the input capacitor array. Including the summing capacitor, which is typical
ly equal in value 
to the MSB capacitor for unity gain, then a total of 767pF are required to build the D
AC. FIGURE 16 
shows a block diagram of a SC-DAC. 
FIGURE 16 
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This converter is controlled by a two phase non-overlapping clock ( 4> A and 4>B). During 4> A, the gain 
setting feedback capacitor Cg is shorted to the common-mode voltage V cm alon
g with the bottom-plates 
of the weighted capacitors. Also during 4>A, the top-plates of the weighted capa
citors are selectively ei-
ther charged to .the common-mode voltage if that bit position data was a "O" or
 to a reference voltage 
Vref if the input data bit was a "l ". By the end of 4> A each of the N weighted cap
acitors either has no 
charge stored on it or a charge proportional to 2N where N is the bit-position fo
r that capacitor. In addi-
tion at the end of 4> A the total charge stored on the array is proportional to the in
put code. During q,8, all 
the capacitor top plates are switch to Vref and C8 is connected in the negative fe
edback loop. As a result, 
charge stored on the weighted capacitor array is transferred into Cg where it pro
duces an output voltage. 
that is dependent upon the total charge stored in the capacitor array. 
In summary a SC-DAC uses the principles of charge storage, summation and tra
nsfer to accomplish 
DI A conversion. The linearity of this type of DAC is determined _by the matchin
g of capacitor ratios. As 
stated before, capacitors in IC technologies match within 0.1 % or about 10-bits
 of linearity. For Digital-
Audio applications 16-bits of linearity 3iw, resolution are required. 
~ 
1.4.6 How Can a SC-DAC be a FIR FIiter 
Remembering that Sigma-Delta modulation can produce a I-bit wide representa
tion of a signal at a 
rate many times the Nyquist rate and that a FIR filter operates by convolving a
 sequence of past input 
samples with impulse response weights, then one could imagine a system in wh
ich the I-bit data output 
from the Sigma-Delta modulator could be the input data to the FIR filter. The F
IR filter convolution is 
simplified into addition ( charge accumulation) since the input data, when symmetry is used, takes
 on 
only the integer values of+ 1, 0 or -1. The frequency response of the FIR filter i
s dete111tlned by impulse 
response weights used in the convolution and can be implemented as a series o
f capacitors proportional 
to the impulse response weights. 
, It is important to note dtat for a FIR filter, errors in the impulse response coefficients as 
set by the 
capacitor values do not generate harmonic distortion but.instead slightly alter t
he frequency response. 
· The most notable affect to the frequency response is a reduction of the ultima
te stopband attenuation. 
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The reason errors in the impulse response coefficients do not produce harmonic distortion is that convo-
' 
lution is a linear process. 
FIGURE 17 Block Diagram of a Digital Audio System Based Upon a SC-DAC 
16-bit data 
fs = 44.lkHz 
Sigma-Delta 
Modulator 
1-bit data 
( 64 to 256) f s 
Switched-Capacitor 
FIRLowpass 
Filter & DIA 
Analog Output 
Shown in FIGURE 17 is a block diagram of a digital audio SC-DAC[20]. The digital audio signal 
is first converted to a one-bit signal at many times the original sampling rate by the Sigma-Delta modu-
lator. This one-bit signal is then shifted through a digital shift register which h~ a length equal to the 
FIR filter length. The analog output is then generated from the convolution of the stored one-bit data 
output and the FIR filter impulse response coefficients. 
1.5 Organization of this Thesis 
This thesis is organized into four major chapters which are: 
1. Introduction and Background Theory on page 2. 
2. The State of the Art on page 26. 
3. The FIR DAC Architecture on page 34. 
4. Conclusioris and Future Work on page 47. 
The introduction chapter presents an overview of the information to be presented in the thesis and a 
background on digital audio, Sigma-Delta modulation, FIR filtering and Switched-Capacitor circuits. 
Chapter 2 presents brief discussions of two c~tly employed Sigma-Delta based DAC architec-
r' tures are presented. These discussions will include circuit topology, advantages and disadvantages. Also 
presented is a paper discussing a Switched-Capacitor (SC) Finite Impulse Response (FIR) filter. 
,{ 
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C,hapter 3 will discuss in detail how the FIR filter is incorporated into the DAC structure. Also dis-
, 4 
cussed will be the needed specifications for the FIR filter such as impulse response length and the de-
sired frequency response. Other topics to be covered include the required three-level DAC linearity and 
• 
opamp gain. 
Finally Chapter 4 will summarize the major design points of the preceding sections with emphasis 
on the new aspects of combining the DAC and the FIR lowpass filter. Also presented will be some sug-
gestions for further work and acknowledgments. 
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2.0 The State of the Art 
The next sections will present an overview of two current state of the art Sigma-Delta based DACs 
"' 
and a FIR filter realized in a switched-capacitor architecture. Each section discusses the basic system ar
-
chitecture, advantages, disadvantages and performance. Presented are: 
1. A CMOS Stereo 16-bit DAC for Digital Audio [11]. 
2. 17-bit Oversampling DI A Conversion Technology using Multistage Noise Shaping 
(MASH) [6]. 
3. Switched-Capacitor Realization of FIR Filters. [12] 
2.1 A CMOS Stereo 16-bit DAC for Digital Audio 
This converter [11], one of the first to use the Sigma-Delta modulation technique for audio DI A 
conversion, was designed by Phillips Research Labs and described in 1987. This is the first publication 
I could find that used Sigma-Delta modulation for high performance DI A conversion. They were able to
 
obtain a dynamic range of 94dB with a Signal to (Noise+ Distortion) Ratio of 90dB. 
2.1.1 The System Architecture 
The Phillips converter consists of three stages of oversampling followed by the Sigma-Delta modu-
lator and a 1-bit Switched-Capacitor DAC (SC-DAC). The SC-DAC also contains a first-order lowpass 
filter and is followed by a second-order Butterworth lowpass output filter. The block diagram is shown 
inFIGURE 18 
,, 
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FIGURE 18 
The State of the Art 
Functional Block Diagram of the Phillips DAC 
16-bit@ fs 
4x Oversampling (FIR filter) 
Interpolation 
16-bit@ 4 X f8 
32x Oversampling (linear interpolator) 
Dither signal added in. 
2x Oversampling (sample and hold) 
17-bit@ 256 X f8 
Sigma-Delta Modulator 
I-bit@ 256 x f8 
1-bit Switched-Capacitor DAC 
Analog discrete time signal @256 x fs 
Third-order lowpass filter 
Analog signal band limited to 20kHz 
It is interesting to observe the frequency spectrum as the input signal is passed through t
he over-
sampling stages and into the Sigma-Delta modulator. FIGURE 19 shows the spectrum
s from the first 
two stages of oversampling. 
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FIGURE 19 Frequency spectrum of the oversamp
ling filters -
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The first oversampling filter is an FIR lowpass design. It increases the data rate 
four times and also 
pre-distorts the signal such that, after passing through the rest of the system, 
the frequency response is 
flat within 0.02dB. The input signal is lowpass filtered to attenuate the first thr
ee image frequency bands 
of 44.lkHz ± 20kHz, 88.2kHz ± 20kHz and 132.3kHz ± 20kHz, which are a result
1
of the original 
44.lkHz sampling rate. The result is to ease the requirements needed for the 
analog output lowpass re-
construction filter, since the amount of energy in the 24kHz to 156.4kHz range
 is reduced by 60 dB by 
the first stage oversampling filter. If this filter were not present, an output filt
er with a sharper cutoff and 
,;I 
narrower bandwidth would be needed. 
The second oversampling filter is a linear interpolator, which further increase
s the data rate by a 
factor of 32. The filter is based on an adder structure and has a linear ramp im
pulse response, which 
' . 
gives rise to its frequency response shape of sinc
2
• After this filter, an out-of-band dither signal is added 
to the data to prevent the generation of audible pattern noise. The addition of
 the dither caused the dy-
namic range of the signal to be increased by one bit such that the following st
ages must be 17-bits wide. 
The third and final stage of oversampling consists of a sample and hold, which
 doubles the data rate 
' 
p 
for a total oversampling rati9 of 256. This data is then input into the second-or
der Sigma-Delta modula-
tor where the 17-bit 256 f 5 data is converted to 1-bit data at the same rate. The
 quantization noise fre-
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quency spectrum of the modulator is shaped by the loop feedback to suppress
 the quantization noise 
' 
from de to 20kHz. The 1-bit stream is then used to drive the integrating switc
hed-capacitor DAC where 
the input is used to determine whether a unit charge is supplied or removed fr
om the integrator. The 
DAC also serves as a first-order lowpass filter. The signal is then applied to a
 second-order butterworth 
lowpass filter with a -3d.B frequency of 60kHz. 
2.1.2 Advantages, Disadvantages and Performance 
The Phillips converter has the following advantages: 
1. The DAC linearity is not limited by matching. 
Due to the lowpass characteristic of the first oversampling filter, image energ
y due to the original 
sampling is removed, but the Sigma-Delta modulator still adds noise energy. 
The Phillips converter has the following disadvantages: 
1. The analog output filter must have a well controlled cutoff frequency to k
eep in-band vari-
ations in the amplitude and phase responses acceptable. 
2. The analog output filter with a cutoff of 60kHz will affect the ~and pha
se response, 
which is not desirable for high quality audio applications. 
The following statements summarize the converters performance: 
• 16-bit resolution, 32-48kHz sample rate, clock rate 256 f5 
• 2- channels, 0.02d.B passband ripple,> 60dB stopband attenuation 
• >94dB dynamic range, <90dB nm + N, >80dB channel separation 
• 5V ± 10% 250mW power supply, -40 to 85 c:' operation 
2.2 17-bit Oversampling DIA Conversion Technology using Multistage 
Noise 
Shaping. 
This oversampled Sigma-Delta DAC[6] was designed by NTI in 1988, it has a SNR (S/(N + 
THO)) of lOldB. In addition to the DAC, presented in this paper and an earlier publication by 
N'I*I' in 
1988 [13] is a description of second-order modulators versus multistage noise shaping modu
lators. The 
input to this converter is 16-bit data increasing to 17-bits only after oversampl
ing. Thus the converter 
' ... 
. 
does not have 17-bit resolution, as claimed. 
~ . I ,, . 
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2.2.1 The System Architecture 
The NTT converter consists of two stages of oversampling followed by a third-order MASH Sig-
ma-Delta modulator, which then drives a 7-level differential pulse-width modulation DAC. There is no 
mention of any analog post filtering, but the actual DI A conversion takes place in external opamps, 
where filtering could be easily introduced. FIGURE 20 shows the system architecture for the NTI con-
verter. 
FIGURE 20 Functional Block Diagram of the NTT Oversampled Third-order Sigma-
Delta DAC 
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The first oversampling stage, a 256-tap FIR filter, provides a four times ~crease in sampling rate 
(presumably also performing a lowpass filter function for the same reasons that the converter from Phil-
lips used lowpass filtering). The second oversampling stage provides an additional increase of 16 times 
for a total oversampling ratio of 64. This filter is a third order comb filter with a 16-bit input word length 
and a 17-bit output word length, but the paper does not mention why the word length increases, possibly 
this extra bit could be some type of dithering. 
The Sigma-Delta modulator converts the 17-bit data at 64f8 into seven quantized levels at 64f5 thus 
requiring the use of a multi-bit DAC since the output is three-bits wide, as shown in FIGURE 21. The 
third order modulator is composed of a first-order loop in cascade with a secorid-order loop. In G(>tnpar-
ison to a second-order modulator, N'I*I' claims that this structure enhances dynamic range, increases sta-
bility and further suppresses the modulator quaritization noise in the baseband Combining the effects of 
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the third-order modulator and its 3-bit output, the required oversampling ratio is less than would be 
needed for a second-order modulator with a 1-bit output. 
FIGURE 21 The NIT MASH Architecture and Resulting Three Bit8\ 
r' 
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A differential pulse-width modulation output stage (a multi-bit DAC), using the modulator's 3-bit 
output, selects one of seven patterns stored in ROM to be clocked sequentially into an external differen-
tial RC filter. A differential output architecture was chosen to minimize distortion, caused by on resis-
tance mismatches between P and N transistors in switches controlling the reference level that is sent to 
the RC filters. The rate at which data is clocked out of the ROM is unspecified in the paper, but it must 
be several times the 64f 8 input rate, since it appears as though the long-term average of the pulses sent to 
the RC filters determine the analog level produced. 
It is interesting to note that the differential pulse-width modulation output stage essentially per-
forms as a Sigma-Delta modulator, in that it trades speed for resolution. 
2.2.2 Advantages, Disadvantages and Performance 
The N'l'l' converter has the following advantages: 
1. The use of lowpass filtering in the first oversampling stage eases the requirements for the 
analog post filtering. 
~ 
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2. The converter operates with a lower oversampling ratio thereby saving digital switching 
power. 
· The NTT converter has the following disadvantages: 
1. This part requires the use of three external opamps for the D/ A conversion, filtering and 
differential to single-ended output conversion. 
2. External opamps also require power. 
The converter has the following performance: 
• 16-bit resolution, 48kHz input sampling rate· and an oversampling ratio of 64 
• 96dB S/(N + 1HD) ratio, -l@dB idle channel noise 
• 5 Volt 160mW power (NOTE: external opamp power is not included) 
2.3 Switched-Capacitor Realization of FIR Filters 
This paper[ 12] published in 1984 gives a brief description of a FIR filter implemented using a Sig-
ma-Delta modulator and switched-capacitor DIA. Other references of this same nature include (14], 
[15], [16]. 
2.3.1 Tha System Architecture 
This system uses a Sigma-Delta modulator to convert incoming multi-bit data into a one-bit stream. 
The bit stream is then serially shifted through a series of 15 digital delay elements. A FIR filter operates 
by convolving the delayed data with coefficients representing the impulse response of a filter having the 
desired frequency response. Typically convolution implies multiplication, requiring a digital multiplier, 
but since the signal is in a binary form, multiplication is simplified into addition. Taking advantage of 
coefficient symmetry in a linear-phase FIR filter impulse response, only half of the coefficients are 
. 
unique, therefore only 8 capacitors are needed to implement a 15-tap filter in a summing switched-ca-
pacitor DAC form. The area ratio between these eight capacitors is made the same as the corresponding 
impulse response ratios. By selecting the appropriate data elements from the delay chain, the switching 
of each capacitor to the appropriate reference level is determined. Once each capacitor is appropriately 
switched, the charg~ of all the capacitors is then summed by the integrating DI A converter. FIGURE 22 
shows a block diagram of this filter. 
• 
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FIGURE 22 Functional Block Diagram for the Switched-Capacitor FIR Filter 
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Since the data is stored digitally as a J or O in the delay chain, the filter length can be made long 
without signal degradation. Signal degradation was a problem in earlier similar designs where the signal 
was stored in an analog form and repeatedly passed from one delay stage to the next. 
2.3.2 Advantages, Disadvantages and Performance 
This FIR filter has these advantages: 
.. 
1. One-bit binary signal storage is useful for generating long signal delays and FIR filters 
with many taps. 
-
2. As a result of the binary storage, no multiplier is needed Instead only addition is required 
which can be accurately performed by the switched-capacitor integrator. 
3. Variation of the capacitor ratios due to processing or other factors has very little effect on 
the inband frequency response of the filter. 
This FIR filter has these disadvantages: 
,•t=,· 
1. Cate must be taken to minimize the effects of clock feedthrough on the D/ A conversion 
linearity. 
No statement of perfu1111ance was _given in this paper other than that the generated frequency re-
sponse.wu in good agreement with the desired response. · 
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3.0 The FIR DAC Architecture 
This section describes the conceptual architecture for the proposed Switched-Capacito
r FIR DAC 
including the needed specifications for both the FIR filter and operational amplifier (op amp). 
There are a number of interrelated design parameters or blocks that control the perfor
mance of the 
proposed DAC architecture. Show in TABLE 1 are the relevant parameters (blocks) and their effect on 
performance. 
TABLE 1 Architectural Parameters and System Performance Effects 
PARAMETER or BLOCK 
Data rate interpolation and pre-filter. 
Sigma-Delta modulator architecture. 
FIR filter impulse response shape and length. 
FIR filter impulse response decimation 
factor. 
Analog post filter. 
EFFECT 
Sets the spectrum into the modulator and the 
locations where images of the original sampling 
rate occur. 
Sets the quantization noise energy in the O to 20kHz 
region and how fast this noise rises with increasing 
frequency. 
Detet a nines the frequency response of the 
DAC output including baseband response, 
transition width and stopband attenuation. 
Deteranines how many of the impulse response 
coefficients are actually non-zero (active). But 
causes repeated passbands to occur thereby 
setting the frequency at which the analog post 
filter must become effective. 
Sets limits on the maximum decimation factor 
and its cutoff frequency location, to limit the 
effect on the baseband phase and 
frequency response. 
Since this represents a large design space to search for an optimum combination of pa
rameters, only a 
reduced set of par~ters ( thouih not necessarily optimum) will be further considered. Also for sim-
plicity, the pre-filter and sig~a-delta modulator blocks will not be described. Where an in
put is needed 
' 
. 
for the FIR DAC, it is assumed to come from a second-order sigma-delta modulator. 
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3.1 The Desired FIR Fitter Response 
'--.,_ For digital au~o (a sampled data system), the frequencies from near DC to 20kHz should be repro-
duced with as little amplitude and phase response distortions as possible with no ene
rgy produced at 
other frequencies. This defines the ideal desired frequency response~ (0). Because a FIR filter can 
produce linear phase, a FIR architecture was chosen rather than an IIR architecture. 
The filter length is 
chosen to be of odd length N, so that the signal delay caused by the filter is an intege
r number of clock 
periods and the center impulse response coefficient is maximum. Ideally one would li
ke the filter to pass 
all frequencies to 20,000Hz and stop all frequencies above 20,00lHz, remembering b
ack to section 
1.4.2 on page 14, this would require a very large N. For example if the DI A conversio
n rate is 
11.28MHz, a filter length N of 11,280,000 is required to achieve a lHz cutoff transiti
on. Even if one 
' 
were to accept a cutoff transition of 20kHz, a filter length of 564 is still needed. 
For the proposed architecture, wh~r~ the charge upon capacitors is summed to form 
the output, 
even halving the number of capacitors due to coefficient symmetry, including 282 ca
pacitors in a sum-
mation is a difficult task. A method for reducing the number of required capacitors ev
en further is need-
ed Impulse response decimation, as described in section 1.4.4 on page 17 is used for
 this purpose. 
Decimating the impulse response by a factor of M reduces the number of active coef
ficients from N to 
NIM + 1. After taking advantage if the linear-phase symmetry, the number of coeffic
ients can be re-
duced by another factor of two for a total of Nl2M + 1 active coeficients. Even thoug
h there are a re-
duced number of coefficien~, the sharpness of the cutoff transition and passband resp
onse are not 
affected Repeated passbands have been created, however. 
As a result of the repeated passbanm, the DAC output must be analog lowpass filtere
d to remove 
the remaining modulator noise and input signal sampling images. This brings about a
 trade-off between 
the decimation factor and output filter cutoff frequency. For the output analog filter t
o remain simple 
-
and not to affect the passband amplitude response or linear-phase characteristics, its GUtoff 
frequency 
should be at least one decade above the upper passband edge. But as the decimation f
actor is increased, 
the frequency at which the first repeated 2~sband occurs moves closer to the upper
 passband edge. 
With the proper choice of decimation factor and cutoff frequency, however, a near optimu
m overall fre-
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quency and phase response can be obtained. The FIR DAC provides a linear-phase re
sponse and a sharp 
cutoff transition with little processing variation. Then at a frequency about one deca
de above the pass-
band edge, the analog post-filter takes over and reduces the energy present in the rep
eated FIR filter 
passbands. 
Since the upper passband edge is at 20kHz, the analog post-filter should have its cut
off at 200kHz. 
For a third-order filter, this results in 42dB of attenuation at 1MHz and 60dB of atten
uation at 2MHz. 
Thus for the repeated passbands to be attenuated sufficiently, they should not occur b
efore 900kHz. This 
L r\ 
sets the upper limit for the decimation factor at 12 and produces its first repeated pas
sband at 920kHz. 
3.1.1 The Proposed FIR FIiter Characteristics 
The analog filter has imposed some restraints in the FIR filter design but did not dete
i ntlne its 
length or cutoff frequency. For this digital audio DAC, the passband response should
 be flat within 
0.ldB. This presents some difficulty in determining the cutoff frequency to design in
to the FIR filter 
since, usually at the cutoff frequency, the gain is -6dB and the exact gain and ripple in th
e passband is 
not known. Also the passband response is slightly affected by filter length along with 
the transition 
width. 
For these reasons, it was decided to determine the FIR filter coefficients empirically by 
using the 
IEEE windowed FIR filter design program. This would allow many combinations of f
ilter lengths and 
(-6dfJ) cutoff frequencies to be evaluated for flatness in the 0-20kHz range and transition widt
h. After 
some experimentation with the various windows available with this program, it "'as dec
ided to use the 
Kaiser window exclusively, since it has a flat passband response. 
By trial and error, it was determined that a FIR filter of length 817 using a decimation f
actor of 12 
(yielding only 35 active taps) and a normalized (-6dB) cutoff frequency of 0.00385 (43kHz) produces 
acceptable results. This filter has a passband ripple of less than 0.02dB, which leaves
 some margin for 
the analog post-filter. When examining the impulse response coefficients for this fil
ter, it was noticed 
,. 
that the first three and last three tap weights were quite small. Because small variatio
ns in the tap · 
I 
,., J 
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weights are not detrimental to the passband response, the frequency response was evaluated with these 
tap weights set to zero. Again an acceptable filter response was produced but the filter length has been 
reduced to 745 with only 32 active taps needed. FIGURE 23 shows a detailed block diagram for imple-
menting the FIR DAC. The frequency response of the FIR filter section is shown in FIGURE 24. The 
impulse response and normalized coefficients are shown in FIGURE 25 
FIGURE 23 Detailed Block Diagram of the FIR DAC 
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Frequency Response of the FIR Filter 
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FIGURE 25 Impulse Response of the Designed FIR Filter 
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Another important feature of this architecture is that errors in the coefficients as set by the capacitor 
,values do not produce harmonic distortion. This is not the case if the capacitors were used in a binary 
weighted DAC. Thus wh~ the circuit is laid out, the matching between the capacitors is not very criti-
cal. This improves performance and saves area. 
To show the effects of combining a Sigma-Delta modulator and decimated FIR filter, a computer 
simulation was performed in which a sine-wave signal was passed through such a system. Shown in 
FIGURE 26 is the low frequency spectrum for this system, first showing the modulator output and then 
the spectrum after FIR filtering. It is interesting to notice that in the O to 20kHz range, the spectrums are 
identical. 
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Baseband Frequency Spectrums at the Modulator and FIR Filter Outputs 
Note that the inband response is unaffected. 
Modulator Output Spectrum 
Output Spectrum After FIR Filtering / 
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FIGURE 27 shows the entire spectrum for the modulator before and after FIR filtering. The FIR
 
filter has removed the high frequency quantization noise energy from the modulator output exce
pt 
where the repeated passbands occur due to decimation. As predicted, the FIR filter has provided 
a quick 
cutoff at the passband edge giving the analog post-filter time to become effective while not imp
acting 
upon the baseband respons~. 
0 
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FIGURE 27 Entire Frequency Spectrum of the DAC Output 
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3.2 The Switched-Capacitor DAC 
The next area that needs attention is tJ:ie convolution or summation process~ which converts the dig-
ital signal back into the analog domain. 
3.2.1 What Type of DAC, a Simple DAC or an Integrating DAC 
Because the system operates at 11.28 MHz, the conversion period is 90ns. In a SC implementation, 
a 2-phase clock is required. In many simple SC DACs, the output capacitor is zeroed out during one of 
these phases. This requires that the op amp be fast enough to handle transients from this zero level to 
full scale output in one half of a conversion period. This implies that the op amp would be required to 
slew and settle a lOOpF load approximately 1 Volt in 44nS. This would require a bias current of 23mA 
( 113m W) just in the input stage of the op amp. 
Since the digital audio input signal is band-limited to 20kHz, it would be advantageous to use a cir-
cuit that does not require such fast slewing. By using a DAC that holds the previous output value instead 
of zeroing, the maximum slew rate is reduced to that of a full scale 20kHz output. For example if a full 
scale 20Hkz sine wave is the input signal, then at its center where the slew rate is the fastest, the DAC 
output should only change by 0.61% (1 part in 163) of the reference level. This also has the advantage 
of introducing a pole in the output response, helping to filter the output signal. Since an output change 
of at most only a fraction of the reference voltage is ever needed, a lower power level can be used in the 
summing amplifier. 
3.2.2 How Accurate Must the Symmetry Introduced Third {Zaro) Laval Ba? 
By taking advantage of the coefficient symmetry, the filter length can be cut in half. This requires 
that the DAC also generate an intermediate zero level in addition to the+/- reference levels which raises 
the question of what will distortion be generated if the zero level is not in the exact center of the refer-
ence range. Because errors in the coefficient values do not produce harmonic distortion but slightly low-
er stopband attenuation, however the zero offset should not produce additional distortion. 
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By computer simulation this can be verified by observing the FIR filter's frequency response and 
\ distorti6n performance using a zero-level mismatch. In the time domain, no distortion was noticed even 
with a 1 % zero mismatch. In the frequency domain, FIGURE 28 shows the effect of the mismatch on 
the FIR filters frequency response and stopband attenuation. The baseband spectrum as shown in FIG-
Ul_IB 29 remains unchanged by the mismatch. 
• 
' 
1 
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FIGURE 28 
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Effects of Zero Level Mismatch in the FIA Filter Response 
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FIGURE 29 Baseband Response of the FIR Filter with a Zero-Le
vel Mismatch 
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3.2.3 What Opamp Spead, Gain and Noise Performance Is Required 
Since the digital audio input signal is of 16-bit precision, the DAC system must mee
t that perfor-
manceJevel thereby setting the requirements on the opamp. As discussed in section
 3.2.1 on page 42, 
the opamp must settle to 16-bit precision in 44ns but it does not need a large slew ra
te if an integrating 
architecture is used. 
The op amp open-loop gain requirements are modest since this gain primarily affect
s the conver-
sion gain. A small error in the conversion gain can easily be ignored or compensate
d for in other ways. 
More important is the ability of the op amp to handle the large dynamic range of digital audio. The 
open-loop gain only needs to be sufficient to keep the closed-loop distortion below 
the 16-bit level. If 
the summation opamp is of the integrating type, with a single pole response then only t
he opamp noise 
. 
in the frequency range of Oto 20kHz needs to be considered.,With a full scale outpu
t of 1 Volt, a closed-
·. 
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loop gain of 1, a 20kHz bandwidth and the desire to keep the noise level lOOd.B below full scal
e the in-
put referred opamp noise must be below 70 nV/ Jii;,. 
( 
. - ·-- - ---
- - -
_.,. 
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4.0 Conclusions and Future Work 
Presented in this thesis has been a method for performing digital audio quality D/ A conversion with 
reduced cost and complexity without compromising performance. The thesis first presents a short intro
-
) 
duction to digital audio and then proceeds to present background information on DI A conversion tech-
niques, Sigma-Delta modulation, FIR filtering and Switched-Capacitor DACs. These various elements 
will comprise the new digital audio D AC architecture introduced in this thesis. Also reviewed were sev
-
eral state of the art digital audio DACs emphasizing advantages, disadvantages and unique points of 
each design. Next the combination of a switched-capacitor DAC and a FIR lowpass filter was intro-
duced as the main topic for this thesis. Finally an actual block level and functional circuit design was 
presented. 
Using the DAC architecture presented in this thesis, a digital audio quality DAC is achievable that 
gives improved frequency response performance. This converter would be more economical to manu-
facture since it does not require the precision matching of elements as typically required by other digital
 
audio converters. 
4.1 The FIR Lowpass Switched-Capacitor DAC 
It was shown that to achieve the desired system performance, the FIR filter length would be on the 
order of 1000 taps. Since this many taps is impractical from a SC- DAC standpoint, impulse response 
decimation, linear-phase coefficient symmetry and an analysis of the design trade-offs was necessitated.
 
With these techniques, the number of needed coeficients for the combined DAC and FIR filter was re-
duced from 817 to 32. By using the linear phase impulse response coefficient symmetry, a third DAC 
" 
level was introduced without a strict requirement on its linearity. 
4.1.1 How have the Analog Post-Flltarlng Requirements Bean Affected 
The analog post-filtering requirements have become el$ier to meet by using this FIR filtering tech-
nique when compared to more conventional oversampled digital audioDACs. As stated earlier the FIR
 
filter provides a passband response (0 to 20kHz) linear within 0.02dB yet has its response down by 
• 
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60d.B at 80 kHz without affecting the passband phase response. To do that wit
h an analog filter, at least 
a 5th order filter is required. To achieve this quick cutoff would require a FIR 
filter length of 745 taps, 
although' by decimating the impulse response, the number of active taps m the convolution c
an be re-
duced. For this thesis a decimation factor of 12 was chosen reducing the num
ber of active tap to 32. 
Decimating the impulse response causes the frequency response of the filter
 to become repetitive 
such as in a comb filter. For the FIR filter designed here, the first repeated pass
band occurs at 940kHz. It 
is this repeated passband that sets the requirements for the analog post filter s
ince it must provide the at-
tenuation for the repeated passbands. It was determined that with 3 poles at 2
00kHz the DAC output 
,: spectrum becomes acceptable and the poles are far enough from the passban
d so that they do not affect 
the passband phase response. 
4.2 For the Future 
This thesis has laid out the ground work for a novel digital audio quality DI A
 conversion architec-
ture and has suggested requirements for the FIR filter DAC portion of this arch
itecture. Remaining to be 
designed are the design of a Sigma-Delta modulator, interpolator and pre-filte
r to translate the 16-bit 
digital audio data into the one-bit stream needed to drive the combined filter 
and DI A. Eventually a 
complete design in silicon must be done and evaluated. 
/ \ 
I \ 
I 
Due to the large number of interrelated variables controlling the system perfo
rmance, searching the 
design space for the optimum combination can be quite time consuming and 
expensive. For this thesis, 
being limited on both time and expense, only a quick attempt was made to fin
d an acceptable combina-
tion. Therefore when more time is available, more searching of this design sp
ace would be advisable. 
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